Skip to content

Issues: jeremiah-c-leary/vhdl-style-guide

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

21 Open 797 Closed
21 Open 797 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Rule for "space around operators" (?) enhancement
#1171 opened May 17, 2024 by ungultig1
Extended configurability enhancement
#1170 opened May 15, 2024 by LarsAsplund
@jeremiah-c-leary
3
pytest occasionally reports an issue but does not fail bug
#1157 opened Mar 28, 2024 by jeremiah-c-leary
@jeremiah-c-leary
Enable pylint in project enhancement
#1148 opened Mar 24, 2024 by alonbl
@jeremiah-c-leary
Consider removing vsg/rules/__init__.py and vsg/vhdlFile/extract/__init__.py import index files enhancement
#1147 opened Mar 24, 2024 by alonbl
@jeremiah-c-leary
Have procedure_call_400 align multi-line parameters with the assignment keyword enhancement
#1078 opened Dec 23, 2023 by JHertz5
@jeremiah-c-leary
Rename signal as they are defined enhancement
#1040 opened Nov 1, 2023 by ungultig1
@jeremiah-c-leary
6
Collaboration proposal question
#920 opened Feb 23, 2023 by kraigher
@jeremiah-c-leary
2
Make whitespace_013 silent on functional use of binary logic operators enhancement
#911 opened Jan 4, 2023 by staerz
1
@jeremiah-c-leary
5
Refactoring classify process to pass object enhancement
#881 opened Nov 21, 2022 by jeremiah-c-leary
@jeremiah-c-leary
Extra prefix/suffix rules for package contents
#690 opened Nov 19, 2021 by imd1
@jeremiah-c-leary
3
Resiliance to malformed VHDL useability
#669 opened Nov 9, 2021 by imd1
@jeremiah-c-leary
2
Rule to remove superfluous brackets
#617 opened Oct 6, 2021 by imd1
@jeremiah-c-leary
4
Rule to remove commented out code
#607 opened Jun 17, 2021 by imd1
@jeremiah-c-leary
7
New file rules configuration tag useability
#593 opened May 31, 2021 by imd1
@jeremiah-c-leary
2
Beyond unit testing question
#575 opened Apr 30, 2021 by imd1
@jeremiah-c-leary
13
Autofix prefix/suffix rules
#558 opened Apr 26, 2021 by imd1
@jeremiah-c-leary
16
Consider pulling subprogram_body rules out of procedure and function rules and into their own rule set refactor Issue relating to refactoring a portion of the code. Version 4.0 Rewrite
#470 opened Oct 15, 2020 by jeremiah-c-leary
@jeremiah-c-leary
Provide pre-configured set of commonly used configurations useability
#411 opened Jun 4, 2020 by nfrancque
@jeremiah-c-leary
7
Integration with current VHDL VSCode extensions question Version 4.0 Rewrite
#328 opened Jan 22, 2020 by GlenNicholls
@jeremiah-c-leary
25
Blank line before if and after end if. enhancement
#291 opened Nov 21, 2019 by m-kru
1
@jeremiah-c-leary
26
ProTip! Follow long discussions with comments:>50.