ajackevic / ELEC5882 Star 14 Code Issues Pull requests The Design and Implementation of a Pulse Compression Filter on an FPGA. fpga matlab fir hilbert-transform matched-filter pulse-compression-filter alpha-max-plus-beta-min complex-fir non-resoting-sqare-root Updated Aug 7, 2021 Verilog