EE577b-Course-Project
verilog-hdl
multiprocessor
processor-design
networkonchip
synopsys-dc
cadence-ncverilog
cadence-conformal
-
Updated
May 6, 2020 - Verilog
EE577b-Course-Project
Add a description, image, and links to the cadence-ncverilog topic page so that developers can more easily learn about it.
To associate your repository with the cadence-ncverilog topic, visit your repo's landing page and select "manage topics."