Skip to content

Issues: riscv-non-isa/riscv-arch-test

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

54 Open 189 Closed
54 Open 189 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Zicsr, Zicboz order is wrong in CMO tests
#472 opened Jun 11, 2024 by Timmmm
Cover Group files are scattered in different directories
#460 opened Apr 24, 2024 by allenjbaum
2
Error in CTG commands for generating floating point riscv-tests
#459 opened Apr 24, 2024 by Shreesh-Kulkarni
4
Zfh tests missing floating-to-float conversions
#458 opened Apr 23, 2024 by davidharrishmc
Regnerated MUL* tests missing Zmmul string in RVTEST_ISA macro
#457 opened Apr 23, 2024 by allenjbaum
Zfa tests missing fmvp.d.x
#456 opened Apr 22, 2024 by davidharrishmc
Compliance command failure
#452 opened Apr 10, 2024 by T0288827
4
RVTEST_CODE_END use of RVTEST_SAVE_GPRS in env/arch_test.h doesn't work
#450 opened Apr 3, 2024 by ssecatch-w
4
Extra spaces at the end of a multiline macro causing compile warnings for env/test_macros.h
#449 opened Apr 3, 2024 by ssecatch-w
misalign-jal-01.S without support for compressed instruction signature mismatch
#445 opened Mar 17, 2024 by ArbnorSh
5
jalr-01.S fails with illegal operands on latest binutils 2.42
#444 opened Mar 14, 2024 by piotro888
1
mode bits inside "vector" entry in signature
#441 opened Mar 11, 2024 by silabs-kjetil
ecall check fails in CLIC mode
#440 opened Mar 11, 2024 by silabs-kjetil
5
Atomic Test cases for amominu (and potentially others) Sail is not generating the correect signature
#430 opened Jan 23, 2024 by InspireSemi
1
Continued missing coverage for x0/non-x0 on registers (when all registers are the same)
#429 opened Jan 16, 2024 by ssecatch-w
Hypervisor Extension enable issue
#414 opened Nov 30, 2023 by Allen-StarFive
5
Need to check minsret for all tests that have deterministic# of instructioni
#408 opened Nov 13, 2023 by allenjbaum
How to generate tests for RV64D and RV64F using riscv-ctg?
#400 opened Oct 17, 2023 by riscvzbs
5
FP floating point corner case isn't tested
#390 opened Sep 24, 2023 by allenjbaum
1
What should I do first when using this?
#389 opened Sep 23, 2023 by drkome
3
Skip Zmmul tests if misa.M is RW and cleared
#383 opened Sep 16, 2023 by allenjbaum
No file named model_test.h
#375 opened Aug 9, 2023 by buloruabutata
1
Handling Exceptions from MMode with MPRV=1
#374 opened Aug 2, 2023 by allenjbaum
With newer compiler -march options may cause issues between DUT and Sail
#369 opened Jul 25, 2023 by InspireSemi
10
More explicit reference to RISCOF would be helpful in the docs
#366 opened Jun 30, 2023 by lev-rumyantsev
ProTip! no:milestone will show everything without a milestone.