Skip to content
View qleenju's full-sized avatar
6 followers · 9 following
  • Nanjing University
  • Nanjing, China
  • 15:43 (UTC +08:00)

Achievements

Achievement: Starstruck
BetaSend feedback

Achievements

Achievement: Starstruck
BetaSend feedback

Highlights

  • Pro
Block or Report

Block or report qleenju

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
qleenju/README.md

👋 Hi there, this is Qiong Li.

  • 🌱 I'm a graduate student at ICAIS Lab @ Nanjing University, majoring in Integrated Circuit Engineering.
  • 👀 I'm researching on Posit-based Hardware as well as its Applications in Deep Learning.
  • 🤔 I'm currently working on Integration of Posit format with RISC-V.
  • 🔭 My main coding language is Verilog/SystemVerilog, but I'm also familiar with C, Python, MATLAB, etc.
  • 💬 Ask me about ...

Pinned

  1. PDPU PDPU Public

    PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications

    SystemVerilog 31 7