Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RISCV: add rm to fcvt.d. #6509

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

Sleigh-InSPECtor
Copy link
Contributor

As part of a research project testing the accuracy of the sleigh specifications compared to real hardware, we observed a difference in the disassembly of the fcvt.d.[s/w/wu] instructions. Bits 12-14 of the instruction represent the rounding mode to use and can take a value from 0-7. The current behaviour restricts this field to 0 in the disassembly of the instruction. This causes any fcvt.d.[s/w/wu] instruction which has a rounding mode other than 'round to nearest' to failed to disassemble.

@GhidorahRex GhidorahRex self-assigned this May 15, 2024
@GhidorahRex GhidorahRex added Type: Bug Something isn't working Feature: Processor/RISC-V Status: Triage Information is being gathered labels May 15, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Feature: Processor/RISC-V Status: Triage Information is being gathered Type: Bug Something isn't working
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants