Skip to content
View zstechly's full-sized avatar
  • Earth
Block or Report

Block or report zstechly

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. systemverilog systemverilog Public

    System Verilog Presentation / example code I wrote to use as a template for future test benches

    SystemVerilog 9 4

  2. mercury_baseboard mercury_baseboard Public

    Verilog top level + peripherals for micronova mercury FPGA board + baseboard attachment

    Verilog 1

  3. fpganes fpganes Public

    Forked from strigeus/fpganes

    NES in Verilog

    Verilog 1

  4. CommPy CommPy Public

    Forked from veeresht/CommPy

    Digital Communication with Python

    Python 1

  5. CORDICs CORDICs Public

    Mathematica 1

  6. pyfda pyfda Public

    Forked from chipmuenk/pyfda

    Python Filter Design Analysis Tool

    Python 1