Skip to content

Collection of my projects that was made as a part of Warsaw University FPGA course

License

Notifications You must be signed in to change notification settings

styczynski/fpga-verilog

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

64 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

🔌🎓 fpga-verilog Build Status Language Stats Badge License Badge

About

This is collection of my projects that was made as a part of Warsaw University FPGA course.

  • The components directory contains universal Verilog harware components
  • The projects directory contains top-level modules and codes for projects

Projects layout

  • MiniCalc - very simple 4-bit push-button calculator
  • MiniCalc2 - simple RPN stack-based calculator supporting UART and push-buttons actions (with node.js express server to remotely control chip via UART from PC)
  • Stopwatch - basic stopwatch chip controlled via push-buttons (custom clock divider)
  • GraphicCard - VGA graphics card controlled via UART interface (with node.js express server to remotely draw pictures or render photos on the screen via help of PC)

Behavioral testing

You can run test suites using iverilog. Only requirement is that iverilog executable is available from your path.

Just run the follwoing command from your terminal:

 $ ./test.sh

About

Collection of my projects that was made as a part of Warsaw University FPGA course

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published