Project realized as part of the Digital electronics course given by Professor Senny to the undergraduate students of Civil Engineering at the University of Liège during the academic year 2017-2018.
- VHDL
- Bastien Hoffmann - Basthien
- Maxime Meurisse - meurissemax
- Valentin Vermeylen - ValentinVermeylen
- William Weber