Skip to content

Issues: chipsalliance/fpga-tool-perf

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

70 Open 67 Closed
70 Open 67 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Add support for RapidWright
#516 opened Nov 10, 2022 by tmichalak
2
shebang in scripts that look like they are meant to be sourced
#487 opened Sep 26, 2022 by hzeller
Bitstream generation fails due to missing features
#443 opened Jul 14, 2022 by acomodi
Results visualization: add possibility to hide lines good first issue Good for newcomers
#402 opened Apr 13, 2022 by acomodi
@SiyaoIsHiding
9
Stop using the uhdm yosys conda package
#386 opened Jan 4, 2022 by tgorochowik
FASM runtime doesn't make sense (lifcl-17, hps-accel-gen1)
#381 opened Nov 24, 2021 by tcal-x
1
third_party/vexriscv-verilog is using an mlabs repo
#376 opened Nov 15, 2021 by tcal-x
yosys-vivado fails but vpr passes on baselitex-nexys-video XC7-A200T
#373 opened Nov 9, 2021 by mithro
vpr toolchain on baselitex-nexys-video XC7-A200T shows "None" for meets timing
#372 opened Nov 9, 2021 by mithro
Capture and display DSP/Multiplier resource counts, even for flows that can't map to them.
#368 opened Nov 4, 2021 by tcal-x
nextpnr-nexus: resource counts are not captured correctly
#367 opened Nov 4, 2021 by tcal-x
Unify quicklogic with the VPR toolchain
#363 opened Oct 13, 2021 by acomodi
Rename "toolchain" to something like "Tooling Configuration"
#356 opened Sep 30, 2021 by mithro
Why is there only one toolchain for the ice40?
#355 opened Sep 30, 2021 by mithro
Why are there rows with all skipped?
#354 opened Sep 30, 2021 by mithro
Start from the FPGA type
#353 opened Sep 30, 2021 by mithro
Add Vexriscv/Litex designs for Oxide: No CFU / Trivial CFU / hps_accel CFU designs Related to designs being used to evaluate the performance in the FPGA Tool Perf
#350 opened Sep 23, 2021 by tcal-x
@kgugala
Add CFU playground example, initially for Arty
#337 opened Aug 5, 2021 by tcal-x
1
Use a disable list, not an enable list
#336 opened Aug 5, 2021 by mithro
Why is picosoc design only enabled on basys3?
#335 opened Aug 5, 2021 by mithro
Add Radiant/Oxide toolchains on Nexus
#333 opened Jul 19, 2021 by tcal-x
1
Provide lots of links to dashboards to make it easy to see the current state of things
#330 opened Jul 7, 2021 by mithro
CI is broken in a number of ways?
#328 opened Jul 2, 2021 by mithro
1
4
Replace local license checks with the SymbiFlow/actions/checks@main action
#324 opened Apr 11, 2021 by mithro
1
Move to using the inbuilt edalize reporting support for collecting resource information
#314 opened Jan 27, 2021 by mithro
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.