Skip to content
View celuk's full-sized avatar

Highlights

  • Pro

Organizations

@kasirgalabs @HYSUM-TOBBETU @Bitirmeceler-4 @KASIRGA-KIZIL
Block or Report

Block or report celuk

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. KASIRGA-KIZIL/tekno-kizil KASIRGA-KIZIL/tekno-kizil Public

    KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi

    Verilog 139 11

  2. kasirgalabs/ERIC kasirgalabs/ERIC Public

    Compiler Level RISC-V Encryption Tool https://ieeexplore.ieee.org/document/9833625

    C++ 7

  3. HYSUM-TOBBETU/AES-Encryption-Verilog-Pipelined-Implementation-128bit HYSUM-TOBBETU/AES-Encryption-Verilog-Pipelined-Implementation-128bit Public

    Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog

    Verilog 8

  4. llvm-pass-analyzing llvm-pass-analyzing Public

    Analyzing scripts for llvm passes for riscv target

    C++ 3

  5. Bitirmeceler-4/iki-boyutlu-top-stabilizasyon-platformu Bitirmeceler-4/iki-boyutlu-top-stabilizasyon-platformu Public

    Python 1

  6. picosoc-port-basys3 picosoc-port-basys3 Public

    Port of picosoc (picorv32) for BASYS3 FPGA BOARD

    Verilog