feat(PeriphDrivers): Add OTP Powerdown feature for MAX32572 #952
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
/clang-format-run |
sihyung-maxim
changed the title
lorne-maxim
reviewed
Apr 15, 2024
| // Must wait 20HCLK cycles after powering down OTP and before | ||
| // disabling the OTP clock, so the OTP_STATUS.pwr_rdy | ||
| // is properly updated. | ||
| MXC_Delay(10); |
There was a problem hiding this comment.
Is this delay necessary if we poll the RDY bit before disabling the clock?
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Description
To disable the OTP for low power applications, there needs to be a 20HCLK cycle delay after the OTP controller powers down (
OTP_CLKDIV.pd) and before the OTP peripheral clock is disabled.Needs to be tested for ME55A2 LP measurements.
Checklist Before Requesting Review