Skip to content
View Raamakrishnan's full-sized avatar
Block or Report

Block or report Raamakrishnan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. minuteCore minuteCore Public

    A basic 5-stage pipelined RV32I core in Verilog

    Verilog 4

  2. MyProc MyProc Public

    MyProc is a processor implemented in verilog for educational purposes.

    Verilog 5

  3. vscode-verilog-hdl-support vscode-verilog-hdl-support Public

    Forked from mshr-h/vscode-verilog-hdl-support

    Verilog HDL/SystemVerilog support for VS Code

    TypeScript

  4. bsv-for-vscode bsv-for-vscode Public

    Bluespec System Verilog language extension for Visual Studio Code

    Bluespec 10

  5. nnsriram97/eYRCSastra nnsriram97/eYRCSastra Public

    E-Yantra Robotics Competition Final Stage Code

    C 2

  6. UWP-Styles-Library UWP-Styles-Library Public

    Just a collection of some cool styles that you can just add on to your next UWP project!

    54 9