Skip to content

Latest commit

 

History

History

70046 - Advanced Digital Systems Design

Folders and files

NameName
Last commit message
Last commit date

parent directory

..
1T_Dynamic_Cell.png
1T_Dynamic_Cell.png
 
 
6T_SRAM.svg
6T_SRAM.svg
 
 
6T_Static_Cell.png
6T_Static_Cell.png
 
 
Abstraction Layers.md
Abstraction Layers.md
 
 
Adder Architectures.md
Adder Architectures.md
 
 
Adders.md
Adders.md
 
 
Capacitance.md
Capacitance.md
 
 
Content Addressable Memory.md
Content Addressable Memory.md
 
 
Critical Path.md
Critical Path.md
 
 
DDR SDRAM.md
DDR SDRAM.md
 
 
DMA.md
DMA.md
 
 
Dynamic Memory.md
Dynamic Memory.md
 
 
Error Correction.md
Error Correction.md
 
 
FIFO Memory.md
FIFO Memory.md
 
 
Flip Flop.md
Flip Flop.md
 
 
HLS Improvements Throughput.md
HLS Improvements Throughput.md
 
 
Hardware Description Languages.md
Hardware Description Languages.md
 
 
NIOS II.md
NIOS II.md
 
 
Netlist.md
Netlist.md
 
 
Parasitic Capacitance.md
Parasitic Capacitance.md
 
 
RAM Organisation.md
RAM Organisation.md
 
 
Register File.md
Register File.md
 
 
Register Transfer Language.md
Register Transfer Language.md
 
 
Register Transfer Level.md
Register Transfer Level.md
 
 
Register_File_Cell.png
Register_File_Cell.png
 
 
Register_file_read_write_timing.png
Register_file_read_write_timing.png
 
 
Roofline Model.md
Roofline Model.md
 
 
SRAM_Access.png
SRAM_Access.png
 
 
Soft Processor.md
Soft Processor.md
 
 
Static Memory.md
Static Memory.md
 
 
Static vs Dynamic Memory.md
Static vs Dynamic Memory.md
 
 
Synchronous Dynamic RAM.md
Synchronous Dynamic RAM.md
 
 
Taxonomy of Memories.md
Taxonomy of Memories.md
 
 
abstraction_layers.png
abstraction_layers.png
 
 
basic_memory_array.drawio.svg
basic_memory_array.drawio.svg
 
 
roofile_model.drawio.svg
roofile_model.drawio.svg
 
 
setup_and_hold.svg
setup_and_hold.svg
 
 
timing_constraints.png
timing_constraints.png