Skip to content
/ AccANN Public

๐Ÿ† A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*

Notifications You must be signed in to change notification settings

Charmve/AccANN

Folders and files

NameName
Last commit message
Last commit date

Latest commit

ย 

History

29 Commits
ย 
ย 
ย 
ย 
ย 
ย 
ย 
ย 
ย 
ย 

Repository files navigation

AccANN

A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for AdderNet.

Fig 1. Visualization of features in AdderNets and CNNs. [1]
Fig 2. Visualization of features in different neural networks on MNIST dataset. [3]

๐Ÿฎ Community

๐Ÿ”— Related Works

[1] AdderNet: Do We Really Need Multiplications in Deep Learning? Hanting Chen, Yunhe Wang, Chunjing Xu, Boxin Shi, Chao Xu, Qi Tian, Chang Xu. CVPR, 2020. [๐Ÿ“‘paper | Githubcode]

[2] AdderSR: Towards Energy Efficient Image Super-Resolution. Dehua Song, Yunhe Wang, Hanting Chen, Chang Xu, Chunjing Xu, Dacheng Tao. Arxiv, 2020. [๐Ÿ“‘paper | Githubcode]

[3] ShiftAddNet: A Hardware-Inspired Deep Network. Haoran You, Xiaohan Chen, Yongan Zhang, Chaojian Li, Sicheng Li, Zihao Liu, Zhangyang Wang, Yingyan Lin. NeurIPS, 2020. [๐Ÿ“‘paper | Githubcode]

[4] Kernel Based Progressive Distillation for Adder Neural Networks. Yixing Xu, Chang Xu, Xinghao Chen, Wei Zhang, Chunjing XU, Yunhe Wang. NeurIPS, 2020. [๐Ÿ“‘paper | Githubcode]

[5] GhostNet: More Features from Cheap Operations [๐Ÿ“‘paper | Githubcode]

[6] MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications [๐Ÿ“‘paper | Githubcode]

[7] VarGNet: Variable Group Convolutional Neural Network for Efficient Embedded Computing. Qian Zhang, Jianjun Li, Meng Yao. [๐Ÿ“‘paper | Githubcode]

[8] And the bit goes down: Revisiting the quantization of neural networks (ICLR 2020). Pierre Stock, Armand Joulin, Remi Gribonval. [๐Ÿ“‘paper | Githubcode]

[9] DNNBuilder: an Automated Tool for Building High-Performance DNN Hardware Accelerators for FPGAs [๐Ÿ“‘paper | Githubcode]

[10] AdderNet and its Minimalist Hardware Design for Energy-Efficient Artificial Intelligence. Yunhe Wang, Mingqiang Huang, Kai Han, et.al. [๐Ÿ“‘paper | Github code]

[11] PipeCNN: An OpenCL-Based Open-Source FPGA Accelerator for Convolution Neural Networks. FPT 2017. Dong Wang, Ke Xu and Diankun Jiang. [๐Ÿ“‘paper | Githubcode]

About

๐Ÿ† A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published