{"payload":{"header_redesign_enabled":false,"results":[{"id":"197954777","archived":false,"color":"#b2b7f8","followers":67,"has_funding_file":true,"hl_name":"ultraembedded/core_usb_cdc","hl_trunc_description":"Basic USB-CDC device core (Verilog)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":197954777,"name":"core_usb_cdc","owner_id":7809581,"owner_login":"ultraembedded","updated_at":"2021-05-15T10:18:15.785Z","has_issues":true}},"sponsorable":true,"topics":["fpga","usb","verilog","usb-cdc","usb-device"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":48,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aultraembedded%252Fcore_usb_cdc%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ultraembedded/core_usb_cdc/star":{"post":"04BFgk9DCHeWqVxBb7SvigtIkrCNFgJEPMAugh87Nclc1-_ajmlHUiI0fQCntWI5TykoYxKmwt_KHtcvGT8zjg"},"/ultraembedded/core_usb_cdc/unstar":{"post":"M4PFKuUIukFHrwqphsxd4gLw9PZj4NFXoIHqfSOPv0BHL1_R8TI64_taOU4D8k5Sloe2DVzrJEmRjLyv6XR7VQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"6iRz-bvTAdiw0aFNpkOpBpHv9doQE1hi5Jsg8sbPXbwWIRFHcTasG7D5ufwCdFNonzFNxR5jnXs_AuusrLQ8pw"}}},"title":"Repository search results"}