{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"rvv-intrinsic-doc","owner":"riscv-non-isa","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":5,"issueCount":16,"starsCount":266,"forksCount":84,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[2,0,0,0,4,3,3,16,18,0,3,2,6,17,13,0,2,4,8,7,28,5,1,0,0,1,0,3,1,0,0,0,0,0,2,0,0,0,0,0,1,0,0,0,2,1,9,2,7,0,0,21],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-11T20:35:54.055Z"}},{"type":"Public","name":"riscv-iommu","owner":"riscv-non-isa","isFork":false,"description":"RISC-V IOMMU Specification","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":1,"starsCount":68,"forksCount":14,"license":"Creative Commons Attribution 4.0 International","participation":[3,0,0,6,0,5,0,2,0,0,2,0,2,0,0,1,0,2,0,2,3,5,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,1,1,2,0,0,0,4,7,2,6,5,2,0,7,12],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-11T19:25:03.203Z"}},{"type":"Public","name":"tg-nexus-trace","owner":"riscv-non-isa","isFork":false,"description":"RISC-V Nexus Trace TG documentation and reference code","allTopics":["nexus","trace","risc-v"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":3,"starsCount":34,"forksCount":29,"license":"Creative Commons Attribution 4.0 International","participation":[0,4,0,7,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,1,0,0,2,1,2,5,0,0,0,0,2,0,0,0,0,11,13,24,0,3,21,0,0,0,0,14,1,1,7,0,9],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-07T00:06:25.648Z"}},{"type":"Public","name":"riscv-trace-spec","owner":"riscv-non-isa","isFork":false,"description":"RISC-V Processor Trace Specification","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":9,"starsCount":137,"forksCount":43,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-19T18:55:58.139Z"}},{"type":"Public","name":"riscv-rvm-csi","owner":"riscv-non-isa","isFork":false,"description":"RVM-CSI (RISC-V eMbedded - Common Software Interface) aims to provide a source-level portability layer providing a simplified transition path between different microcontrollers based on RISC-V. This repo contains the specification documentation, and language-specific source files for implementing the API (initially, C header files).","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":1,"starsCount":8,"forksCount":4,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-10T15:50:36.288Z"}}],"repositoryCount":5,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}