{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"cva6","owner":"openhwgroup","isFork":false,"description":"The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux","allTopics":["asic","cpu","systemverilog-hdl","rv64gc","ariane","fpga","risc-v"],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":8,"issueCount":169,"starsCount":2121,"forksCount":642,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-07T11:18:41.901Z"}},{"type":"Public","name":"cvw","owner":"openhwgroup","isFork":false,"description":"CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":3,"issueCount":21,"starsCount":222,"forksCount":145,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-08T23:12:15.409Z"}},{"type":"Public","name":"core-v-verif","owner":"openhwgroup","isFork":false,"description":"Functional verification project for the CORE-V family of RISC-V cores.","allTopics":["verification","systemverilog","uvm","risc-v"],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":14,"issueCount":116,"starsCount":392,"forksCount":205,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-08T11:35:33.255Z"}},{"type":"Public","name":"core-v-polara-apu","owner":"openhwgroup","isFork":true,"description":"The OpenPiton Platform","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":1,"issueCount":0,"starsCount":13,"forksCount":212,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-20T22:40:37.393Z"}},{"type":"Public","name":"cv32e40x-dv","owner":"openhwgroup","isFork":false,"description":"CV32E40X Design-Verification environment","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":1,"issueCount":4,"starsCount":11,"forksCount":9,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-25T13:32:12.266Z"}},{"type":"Public","name":"cv32e20-dv","owner":"openhwgroup","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":3,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-05T17:07:44.997Z"}},{"type":"Public","name":"cv32e40s-dv","owner":"openhwgroup","isFork":false,"description":"CV32E40S Design-Verification environment","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-21T13:10:14.474Z"}}],"repositoryCount":7,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}