{"payload":{"pageCount":3,"repositories":[{"type":"Public","name":"FIX_MINIMIG_UnAMIGA_CORE","owner":"AtlasFPGA","isFork":false,"description":"Mostramos como podemos mejorar la frecuencia de partida para el importante core Minimig-UnAMIGA","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T10:45:59.202Z"}},{"type":"Public","name":"U16_ZX_48_Spectrum_Reloj_50MHZ_VHDL","owner":"AtlasFPGA","isFork":false,"description":"Implementación de un ZX Spectrum de 48Kbytes se usa el segundo zócalo PIN_E15 con un reloj de 50Mhz.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-06T14:52:21.242Z"}},{"type":"Public","name":"RP2040-PiZero","owner":"AtlasFPGA","isFork":false,"description":"","allTopics":["framework","hdmi","dvi","multicore","alma","rbf","cyc1000","rp2040","rp2040-pizero"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-23T13:17:42.342Z"}},{"type":"Public","name":"IO_BOARD_ATLAS_MINI_OSHWLAB","owner":"AtlasFPGA","isFork":false,"description":"The I/O BOARD ATLAS in the cost reduced version \"LA ROJA\"","allTopics":["bom","openhardware","easyeda","oshwlab","atlasfpga"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:44:38.377Z"}},{"type":"Public","name":"BASECARRIERBOARDATLAS","owner":"AtlasFPGA","isFork":false,"description":"Base carrier board for ATLAS, cost reduced version.","allTopics":["kicad","cyc1000","max1000","pi-pico","pi-pico-w"],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:42:09.005Z"}},{"type":"Public","name":"CYC1000","owner":"AtlasFPGA","isFork":true,"description":"Atlas Project / Proyecto Atlas - Rapid guide / Guia rápida ","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:40:29.425Z"}},{"type":"Public","name":"PARES_DIFERENCIALES_CYC1000","owner":"AtlasFPGA","isFork":false,"description":"Fotografías y datos sobre los pares diferenciales escogidos para la creación de la placa ATLAS.","allTopics":["hdmi","dvi","vga","fpga-board","scart","cyc1000","diferential-pairs"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:39:59.228Z"}},{"type":"Public","name":"PINOUT_ATLAS_CYC1000","owner":"AtlasFPGA","isFork":false,"description":"Subida del fichero TCL asociado al pineado de la placa CYC1000, Con sus múltiples variantes recogidas en un fichero de texto.","allTopics":["tcl","openhardware","quartus2","cyc1000","pinout-map","atlasfpga"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:39:22.468Z"}},{"type":"Public","name":"MULTICORE-ESdUDO-ROJO","owner":"AtlasFPGA","isFork":false,"description":"Diseñar la placa - ¡Créalo tu mismo! De coste más reducido para la Fpga CYC1000, con una BLUEPILL STM32F103C8T6","allTopics":["microcontroller","video","composite","bluepill","kicad","usb-host","multicore","stm32f103c8t6","fpga-board","fpga-programming","cyc1000"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:35:29.955Z"}},{"type":"Public","name":"ESP32x2-DDR","owner":"AtlasFPGA","isFork":false,"description":"Conseguir unir 2 Esp32, creando un bus DDR de 12Bits.","allTopics":["kicad","si5351","esp32-arduino","vga64","deltasigma"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:32:14.600Z"}},{"type":"Public","name":"QSPI_PSRAM_ATLAS","owner":"AtlasFPGA","isFork":false,"description":"Añadir 64Mbytes en un formato QSPI, el cual puede alcanzar un máximo teórico de 104Mhz. 64Mbytes in a 256MbitsX2 Pseudo ram in QSPI Format.","allTopics":["adapter","spi","kicad","psram"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:31:40.917Z"}},{"type":"Public","name":"ATARI-PADDLE-ATLAS","owner":"AtlasFPGA","isFork":false,"description":"Adaptador para poder usar joysticks resistivos en las FPGAs que no han previsto usar el esquema original de ATARI aparecido en 1977 con la ATARI2600.","allTopics":["adapter","joystick","kicad","paddle","555-timer","cd74hc221m96"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:31:12.348Z"}},{"type":"Public","name":"STM32F103-ATLAS","owner":"AtlasFPGA","isFork":false,"description":"Adaptación del microcontrolador STM32F103 conocido como BLUEPILL a la I/O BOARD ATLAS","allTopics":["stm32","kicad","stm32f103"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:30:31.287Z"}},{"type":"Public","name":"ATLAS_SHIELD_STM32_MULTICORE-MKRbus","owner":"AtlasFPGA","isFork":false,"description":"Multicore STM32, derivado en bluepill del multicore de Victor Trucco, en su Multicore II.","allTopics":["stm32","kicad","multicore","stm32f103","fpga-board","blackpill","bluepill-board","stm32f411ceu6"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:28:49.928Z"}},{"type":"Public","name":"Ficheros3D_STEP_EN_ATLAS","owner":"AtlasFPGA","isFork":false,"description":"Compartir ficheros STEP en tres dimensiones, para montajes de diseños ATLAS.","allTopics":["freecad","kicad-footprints","freecad-models"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:28:13.967Z"}},{"type":"Public","name":"PIPICO_RELOCATOR_V03","owner":"AtlasFPGA","isFork":false,"description":"Agregadas salidas para poder usar módulos I2S Texas Instruments PCM5102A","allTopics":["kicad","pipico"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:27:22.960Z"}},{"type":"Public","name":"iCEZUM_ALHAMBRA-ATLAS","owner":"AtlasFPGA","isFork":false,"description":"Adaptar la placa iCEZUM ALHAMBRA de 1Kle a la placa ATLAS","allTopics":["arduino","kicad","fpgawars","alhambra","icezum-alhambra-board"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:26:07.826Z"}},{"type":"Public","name":"ARDUINO_UNO-ATLAS","owner":"AtlasFPGA","isFork":false,"description":"Diseño de un recolocador para ARDUINO UNO en la I/O BOARD ATLAS.","allTopics":["arduino","kicad","arduino-uno","mkr"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:25:38.060Z"}},{"type":"Public","name":"DVI_1280x1024_CYC1000","owner":"AtlasFPGA","isFork":false,"description":"RTL, a graphic form to deal with free wrappers in DVI signals","allTopics":["dvi","cyc1000","max1000"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:24:43.000Z"}},{"type":"Public","name":"MAXimator-PONG-HDMI-max1000","owner":"AtlasFPGA","isFork":false,"description":"Port of a maximator pong into MAX1000 with I/O Board ATLAS","allTopics":["game","hdl","cyc1000","max1000"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-11T12:23:40.901Z"}},{"type":"Public","name":"ZXTRES_UNIVERSAL_BOARD_OK","owner":"AtlasFPGA","isFork":false,"description":"Se demuestra por reducción al absurdo que la placa madre de 4 capas del ZXTRES es totalmente correcta.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-10T16:14:15.412Z"}},{"type":"Public","name":"PLACAUNIVERSAL_RETRO_QMTECH128","owner":"AtlasFPGA","isFork":false,"description":"Adaptación de las placas QMTECH128 y QMTECH100 al addon universal de ZXTRES.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-29T10:59:20.521Z"}},{"type":"Public","name":"ESP32-ATLAS","owner":"AtlasFPGA","isFork":false,"description":"Diseño en desarrollo para el ESP32 DEV KIT V1 usado de forma básica con sus 25 señales, como nota usando también un VGA64.","allTopics":["esp32","kicad"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-30T09:02:45.444Z"}},{"type":"Public","name":"Soporte_XILINX_ISE_14.7_en_DEBIAN12","owner":"AtlasFPGA","isFork":false,"description":"Secuencia de comandos para tener soporte de ISE 14.7 en el actual DEBIAN 12","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-23T14:41:07.468Z"}},{"type":"Public","name":"FlappyBird","owner":"AtlasFPGA","isFork":true,"description":"Flappy Bird core for MiSTer, MiST, DeMiSTify, Xilinx, GoWin, ...","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":7,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-20T19:57:02.769Z"}},{"type":"Public template","name":"Binaries-CYC1000","owner":"AtlasFPGA","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-17T19:42:44.941Z"}},{"type":"Public","name":"jtbin","owner":"AtlasFPGA","isFork":true,"description":"Binary files for MiSTerFPGA, Pocket and other platforms","allTopics":[],"primaryLanguage":{"name":"Arc","color":"#aa2afe"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":69,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-16T22:17:23.054Z"}},{"type":"Public","name":"PCXT_DeMiSTify","owner":"AtlasFPGA","isFork":true,"description":"PCXT by spark2k06 deMiSTified ","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":10,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-16T16:16:34.733Z"}},{"type":"Public","name":"FreeSamples_MicroFPGAs","owner":"AtlasFPGA","isFork":false,"description":"Indicar direcciones correctas para obtener MicroFPGAs CYC1000 MAX1000","allTopics":["max10","cyc1000","max1000","freemicrofpgas"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-27T13:48:51.106Z"}},{"type":"Public","name":"ALMA_FIRMWARE_AND_CORE_Guillermo_Amat","owner":"AtlasFPGA","isFork":false,"description":"The core and firmware that uses nowadays the PI-PICO family for use in ATLAS I/O Board is located in GITLAB.","allTopics":["esp","cyc1000","max1000","maixbit","pi-pico","pi-pico-w","firmware"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-21T13:22:17.182Z"}}],"repositoryCount":80,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}