{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":118652371,"defaultBranch":"master","name":"cva6","ownerLogin":"openhwgroup","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2018-01-23T18:36:12.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/51096416?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1717602338.0","currentOid":""},"activityList":{"items":[{"before":"592487ffa05fe934f646d6f7f1da67dac8f2050c","after":"ade4c85e139eb4e2b743069e6d4f696d4a258e92","ref":"refs/heads/master","pushedAt":"2024-06-06T14:51:17.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Remove extra -v in smoke-tests.sh (#2207)","shortMessageHtmlLink":"Remove extra -v in smoke-tests.sh (#2207)"}},{"before":"278649d3eddb9af5d25a2a4e98bab481da7c5a17","after":"4b3280eb94fb8f9095cc615d46355352a647747e","ref":"refs/heads/feature/interconnect","pushedAt":"2024-06-06T10:02:31.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"OBI protocol between Frontend to icache (#2205)","shortMessageHtmlLink":"OBI protocol between Frontend to icache (#2205)"}},{"before":"278649d3eddb9af5d25a2a4e98bab481da7c5a17","after":"592487ffa05fe934f646d6f7f1da67dac8f2050c","ref":"refs/heads/master","pushedAt":"2024-06-06T09:19:41.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"[riscv-config] Align CV32A65X spec on adoc, cleanup defs. Fix CSR updater. (#2206)","shortMessageHtmlLink":"[riscv-config] Align CV32A65X spec on adoc, cleanup defs. Fix CSR upd…"}},{"before":null,"after":"278649d3eddb9af5d25a2a4e98bab481da7c5a17","ref":"refs/heads/feature/interconnect","pushedAt":"2024-06-05T15:45:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Update coverage script after exclude HPDcache module (#2197)","shortMessageHtmlLink":"Update coverage script after exclude HPDcache module (#2197)"}},{"before":"1c828c0a16dc955f987c3ec999001ec018e629b0","after":null,"ref":"refs/heads/feature/superscalar","pushedAt":"2024-06-05T15:45:11.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"}},{"before":"6197442e0627df5d7bd008ea0322f0e256b5c9df","after":null,"ref":"refs/heads/feature/interconnect","pushedAt":"2024-06-05T15:44:53.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"}},{"before":"1c828c0a16dc955f987c3ec999001ec018e629b0","after":"6197442e0627df5d7bd008ea0322f0e256b5c9df","ref":"refs/heads/feature/interconnect","pushedAt":"2024-06-05T15:11:46.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Branch feature/interconnect: fetch upstream (#2203)\n\n* Fix access issues for reserved fields (#2187)\r\n\r\n* Add support for cv32a65x dedicated synthesis (#2178)\r\n\r\n* Fix Github CI by changing riscv-isa-sim hash (#2190)\r\n\r\n* Update riscv-config infra to better match expressivity needs of CV32A65X. (#2193)\r\n\r\n* Exclude HPD cache module from code coverage (#2194)\r\n\r\n* Update coverage script after exclude HPDcache module (#2197)\r\n\r\n---------\r\n\r\nCo-authored-by: AbdessamiiOukalrazqou <163409352+AbdessamiiOukalrazqou@users.noreply.github.com>\r\nCo-authored-by: Guillaume Chauvon <94678394+Gchauvon@users.noreply.github.com>\r\nCo-authored-by: MarioOpenHWGroup <126794505+MarioOpenHWGroup@users.noreply.github.com>\r\nCo-authored-by: Zbigniew Chamski <107464696+zchamski@users.noreply.github.com>\r\nCo-authored-by: Jalali <110232072+AyoubJalali@users.noreply.github.com>","shortMessageHtmlLink":"Branch feature/interconnect: fetch upstream (#2203)"}},{"before":"35255e1c470e2e360eca5e11f4e0d33234e96d89","after":"278649d3eddb9af5d25a2a4e98bab481da7c5a17","ref":"refs/heads/master","pushedAt":"2024-06-05T07:55:48.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Update coverage script after exclude HPDcache module (#2197)","shortMessageHtmlLink":"Update coverage script after exclude HPDcache module (#2197)"}},{"before":"aa76752f1817927ac38c878631d1d717e2d3f9f9","after":"35255e1c470e2e360eca5e11f4e0d33234e96d89","ref":"refs/heads/master","pushedAt":"2024-06-04T21:30:36.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Exclude HPD cache module from code coverage (#2194)","shortMessageHtmlLink":"Exclude HPD cache module from code coverage (#2194)"}},{"before":"721fa0c175ed72b6b438f67aa65e2011107caab3","after":"aa76752f1817927ac38c878631d1d717e2d3f9f9","ref":"refs/heads/master","pushedAt":"2024-06-04T16:12:14.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Update riscv-config infra to better match expressivity needs of CV32A65X. (#2193)","shortMessageHtmlLink":"Update riscv-config infra to better match expressivity needs of CV32A…"}},{"before":"a5152b03a52354f8a1599c433d1a8252265078cc","after":"721fa0c175ed72b6b438f67aa65e2011107caab3","ref":"refs/heads/master","pushedAt":"2024-06-04T10:33:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Fix Github CI by changing riscv-isa-sim hash (#2190)","shortMessageHtmlLink":"Fix Github CI by changing riscv-isa-sim hash (#2190)"}},{"before":"e0da6e35693108a159bde50c9614e5bf109f7584","after":"a5152b03a52354f8a1599c433d1a8252265078cc","ref":"refs/heads/master","pushedAt":"2024-06-04T08:58:09.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Add support for cv32a65x dedicated synthesis (#2178)","shortMessageHtmlLink":"Add support for cv32a65x dedicated synthesis (#2178)"}},{"before":"1c828c0a16dc955f987c3ec999001ec018e629b0","after":"e0da6e35693108a159bde50c9614e5bf109f7584","ref":"refs/heads/master","pushedAt":"2024-06-03T13:54:10.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Fix access issues for reserved fields (#2187)","shortMessageHtmlLink":"Fix access issues for reserved fields (#2187)"}},{"before":null,"after":"1c828c0a16dc955f987c3ec999001ec018e629b0","ref":"refs/heads/feature/superscalar","pushedAt":"2024-06-03T13:24:57.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Connect the new AXI agent with CVA6 (#2182)","shortMessageHtmlLink":"Connect the new AXI agent with CVA6 (#2182)"}},{"before":null,"after":"1c828c0a16dc955f987c3ec999001ec018e629b0","ref":"refs/heads/feature/interconnect","pushedAt":"2024-06-03T13:22:51.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Connect the new AXI agent with CVA6 (#2182)","shortMessageHtmlLink":"Connect the new AXI agent with CVA6 (#2182)"}},{"before":"ba6262a65ce91fe16bfa65587ef9c476ba9146f6","after":"1c828c0a16dc955f987c3ec999001ec018e629b0","ref":"refs/heads/master","pushedAt":"2024-06-03T12:42:37.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Connect the new AXI agent with CVA6 (#2182)","shortMessageHtmlLink":"Connect the new AXI agent with CVA6 (#2182)"}},{"before":"8e2393db99c49a735b46f4f898b1c03de23eaa2f","after":"ba6262a65ce91fe16bfa65587ef9c476ba9146f6","ref":"refs/heads/master","pushedAt":"2024-06-03T10:13:16.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"add Unprivileged RISC-V ISA for CV32A65X doc (#2186)","shortMessageHtmlLink":"add Unprivileged RISC-V ISA for CV32A65X doc (#2186)"}},{"before":"d89c5b6ba6a560409260f5c5421a7bb9e0555e56","after":"8e2393db99c49a735b46f4f898b1c03de23eaa2f","ref":"refs/heads/master","pushedAt":"2024-06-03T09:47:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Add the capability to add functional coverage results into the dashboard (#2183)","shortMessageHtmlLink":"Add the capability to add functional coverage results into the dashbo…"}},{"before":"3e907d625f45bc7f970fbbc7546c07257c9f38de","after":"d89c5b6ba6a560409260f5c5421a7bb9e0555e56","ref":"refs/heads/master","pushedAt":"2024-06-03T08:58:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Disable misa we in rm (#2181)","shortMessageHtmlLink":"Disable misa we in rm (#2181)"}},{"before":"227a3f4ff919f89ad27202f2fa6c669bda5a4077","after":"3e907d625f45bc7f970fbbc7546c07257c9f38de","ref":"refs/heads/master","pushedAt":"2024-05-31T13:26:33.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"fix tval in mmu (#2124)","shortMessageHtmlLink":"fix tval in mmu (#2124)"}},{"before":"ae4392e958d25ee584a3b9fea1a4c6dce8947561","after":"227a3f4ff919f89ad27202f2fa6c669bda5a4077","ref":"refs/heads/master","pushedAt":"2024-05-31T10:48:12.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"doc cv32a65x: update xPELP fields in mstatus (#2177)","shortMessageHtmlLink":"doc cv32a65x: update xPELP fields in mstatus (#2177)"}},{"before":"9ddebe25ae2d17c870b727c2b59a585d155f807c","after":"ae4392e958d25ee584a3b9fea1a4c6dce8947561","ref":"refs/heads/master","pushedAt":"2024-05-31T10:39:59.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"CORE-DV : Merge all exception handlers in one to optimize time simulation (#2175)","shortMessageHtmlLink":"CORE-DV : Merge all exception handlers in one to optimize time simula…"}},{"before":"c30c20bc2bed057c453b5d0ebe1380b4e3573346","after":"9ddebe25ae2d17c870b727c2b59a585d155f807c","ref":"refs/heads/master","pushedAt":"2024-05-31T10:39:48.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"HOTFIX : ignore instr_addr_misaliged exception only when also there's a trap (#2174)","shortMessageHtmlLink":"HOTFIX : ignore instr_addr_misaliged exception only when also there's…"}},{"before":"46e9d5a7fcf2777d7e34fb941e6e027fea9752b6","after":"c30c20bc2bed057c453b5d0ebe1380b4e3573346","ref":"refs/heads/master","pushedAt":"2024-05-31T10:39:10.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"[riscv-config] HOTFIX: Regenerate output files for CV32A65X. (#2176)","shortMessageHtmlLink":"[riscv-config] HOTFIX: Regenerate output files for CV32A65X. (#2176)"}},{"before":"718c4e23b3c92f5104ee0414f0eeefbba2cc3cc3","after":"46e9d5a7fcf2777d7e34fb941e6e027fea9752b6","ref":"refs/heads/master","pushedAt":"2024-05-30T16:47:39.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"32 bits WB cache (#2170)","shortMessageHtmlLink":"32 bits WB cache (#2170)"}},{"before":"d714d833cb7cff52c999d8c8268befb1291eca88","after":"718c4e23b3c92f5104ee0414f0eeefbba2cc3cc3","ref":"refs/heads/master","pushedAt":"2024-05-30T15:54:30.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"update riscv-isa-manual to riscv-isa-release-1bec7d3-2024-05-28 (#2169)","shortMessageHtmlLink":"update riscv-isa-manual to riscv-isa-release-1bec7d3-2024-05-28 (#2169)"}},{"before":"0da83492f6f83da0d62cd4c7f5c013c9417ce3b7","after":"d714d833cb7cff52c999d8c8268befb1291eca88","ref":"refs/heads/master","pushedAt":"2024-05-30T13:57:58.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Bump verif/core-v-verif from f7bda8e to NOTMERGED (#2044)","shortMessageHtmlLink":"Bump verif/core-v-verif from f7bda8e to NOTMERGED (#2044)"}},{"before":"863045837008ef4f053f2f2e79a3cbbba4043538","after":"0da83492f6f83da0d62cd4c7f5c013c9417ce3b7","ref":"refs/heads/master","pushedAt":"2024-05-30T11:40:51.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Give information on how to clean-up Spike before build (#2164)","shortMessageHtmlLink":"Give information on how to clean-up Spike before build (#2164)"}},{"before":"93648e8cf7f3c1aba0e92ed2c27c877d63442ddc","after":"863045837008ef4f053f2f2e79a3cbbba4043538","ref":"refs/heads/master","pushedAt":"2024-05-30T10:26:58.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Parametrization: Use CVA6Cfg.WtDcacheWbufDepth in place of DCACHE_WBUF_DEPTH (#2166)","shortMessageHtmlLink":"Parametrization: Use CVA6Cfg.WtDcacheWbufDepth in place of DCACHE_WBU…"}},{"before":"c50c4770f50c17eeba898afa7707d186d2cd5380","after":"93648e8cf7f3c1aba0e92ed2c27c877d63442ddc","ref":"refs/heads/master","pushedAt":"2024-05-30T08:37:57.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Revert \"Functional coverage report in CI (#2127)\" (#2168)\n\nThis reverts commit d4f984dbcef126b7a2f0afc072470f4d5d807d4a.","shortMessageHtmlLink":"Revert \"Functional coverage report in CI (#2127)\" (#2168)"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEXlDTCAA","startCursor":null,"endCursor":null}},"title":"Activity · openhwgroup/cva6"}