New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Initial port of j1b to Lattice ECP5 FPGA #65

Open

bmentink opened this issue Jun 20, 2019 · 0 comments

bmentink commented Jun 20, 2019

Hi James,

Just letting you know I have an initial port of j1b to the ESP5 fpga. I intend to target the tinyFPGA-EX board once it get's released ..

I have used the opensource Yosys/nextpnr/trellis workflow ..

Initial timing suggests the j1b should run at 70Mhz and use ~6000 LUT's
I will update once I have hardware ..

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment