New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

TTL Csync #2

Open

Icelvlan88 opened this issue Sep 26, 2021 · 2 comments

Icelvlan88 commented Sep 26, 2021

Hello,

Is it possible to have the virtualtap output TTL csync?

Owner

furrtek commented Sep 27, 2021

Hello,
Yes, just bridge R1. This will make sync rise to 4.8V.

Author

Icelvlan88 commented Sep 27, 2021

Thanks! Also does the VGA configuration of the board still generate sync? Or just seperate?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment