{"payload":{"header_redesign_enabled":false,"results":[{"id":"472192491","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"dyna-bytes/FISR","hl_trunc_description":"Specialized FPU for Fast Inverse Square Root Algorithm","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":472192491,"name":"FISR","owner_id":59600347,"owner_login":"dyna-bytes","updated_at":"2022-11-10T03:24:23.700Z","has_issues":true}},"sponsorable":false,"topics":["verilog","floating-point","hardware-acceleration","fpu"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":102,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adyna-bytes%252FFISR%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/dyna-bytes/FISR/star":{"post":"qgf7G6YsaoYFN20amBF-NwIC-v6-PCt-mmnB76JtlcymgVb2eOH3FVoaEZb4xRTxY1OePmJw72nbX4kROp_bkg"},"/dyna-bytes/FISR/unstar":{"post":"bpr8t0dvmEG7SRctw_VqTNSlOu2TJQppSi4FWnRPE4MT-YAx1YTQVN0u71tT1_rX5rs-Ydj7fJnpWE3dkFVHgA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"AhNQ3Ot1VTZz03hTA6zF3vT--RTLLE888gPw38EhjJC_7Cr__gEoCChzQbegczR_qWDPRB-nYaUvYjs4aREK8A"}}},"title":"Repository search results"}