{"payload":{"header_redesign_enabled":false,"results":[{"id":"219874462","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"david-xhk/mojo-16bit-alu","hl_trunc_description":"Our 16-bit ALU for the MOJO FPGA.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":219874462,"name":"mojo-16bit-alu","owner_id":37938921,"owner_login":"david-xhk","updated_at":"2019-11-06T00:52:54.750Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adavid-xhk%252Fmojo-16bit-alu%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/david-xhk/mojo-16bit-alu/star":{"post":"CEKcJXHJXHfLx06uLXy_AWXja743cngA7TVhND3HWUjfrFDRn6wB7H1EbRafphJfYTtzrjz1Zf6N8lVLftE6bg"},"/david-xhk/mojo-16bit-alu/unstar":{"post":"tu0QCBK-x2dNw6vX7OsqilQPy3xGZP_Wclko_ksgwGSTXnK-1B8UOlHpbMjIFFi0EPAKwmz7wTbttdhABiO30w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"LP0AZBhv4059lmh1UCvXWxGDWMhfDMMwmQRc5pG4X3Ajvjs7dO_5IeQNnRlVNo6Y-I26Su8h1kgXlcNBl6OZlA"}}},"title":"Repository search results"}