{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":706887312,"defaultBranch":"main","name":"SPI_Serial_Peripheral_Interface_Verilog_Modules","ownerLogin":"daringpatil3134","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-10-18T20:11:07.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/83998270?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1697659946.0","currentOid":""},"activityList":{"items":[{"before":"0229b783cc8510fe8d04325d5eb31902f652ead6","after":"af6f5135a4ebe35f8185e2fc4a4be67525b29740","ref":"refs/heads/main","pushedAt":"2023-10-20T06:05:13.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"daringpatil3134","name":"Pranav Pratap Patil","path":"/daringpatil3134","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/83998270?s=80&v=4"},"commit":{"message":"Create README.md","shortMessageHtmlLink":"Create README.md"}},{"before":"b3644faeb93a0368915fc4bf03aa0cf2d5acce8c","after":"0229b783cc8510fe8d04325d5eb31902f652ead6","ref":"refs/heads/main","pushedAt":"2023-10-18T20:12:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"daringpatil3134","name":"Pranav Pratap Patil","path":"/daringpatil3134","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/83998270?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":null,"after":"b3644faeb93a0368915fc4bf03aa0cf2d5acce8c","ref":"refs/heads/main","pushedAt":"2023-10-18T20:11:08.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"daringpatil3134","name":"Pranav Pratap Patil","path":"/daringpatil3134","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/83998270?s=80&v=4"},"commit":{"message":"Initial commit","shortMessageHtmlLink":"Initial commit"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADm5hEeQA","startCursor":null,"endCursor":null}},"title":"Activity · daringpatil3134/SPI_Serial_Peripheral_Interface_Verilog_Modules"}