{"payload":{"header_redesign_enabled":false,"results":[{"id":"220330507","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"captaindane/swt16","hl_trunc_description":"A 16-bit, 5-stage RISC processor. RTL description in Verilog. Includes assembler, simulator, and example programs.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":220330507,"name":"swt16","owner_id":56314108,"owner_login":"captaindane","updated_at":"2020-02-05T21:22:45.529Z","has_issues":true}},"sponsorable":false,"topics":["simulation","processor","assembler","verilog","isa","risc","16-bit","5-stage-pipeline","rtl-description"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Acaptaindane%252Fswt16%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/captaindane/swt16/star":{"post":"Zz5QwaVslDpwlCfirRMNGeR20mZ4CJhdams5S6VUHEdllImo3mjRoRsNCFgEaHBb_VYFmDTcno1AHImLMJrKxg"},"/captaindane/swt16/unstar":{"post":"8Azmz2czIx5uwNx_Ef4rmtfkj7zcPMKcRXRcfsoho87fXsZn6U1se9IXUML_qE7KAI62BW2w_mZPzAOwi2Veog"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"gWjUdzB02IKnSM0T2ouUVr3_q0YZAzQcRwlUYzj8qgS7m95c_fXpjrZWGqfg5sE6LByBGRV7QgE6oMInokMm1A"}}},"title":"Repository search results"}