{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":70746484,"defaultBranch":"main","name":"tvm","ownerLogin":"apache","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2016-10-12T22:20:28.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/47359?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1716940593.0","currentOid":""},"activityList":{"items":[{"before":null,"after":"b71a9a3827d81ac17da5f5bc608583f1a02bd0d8","ref":"refs/heads/revert-17003-sme-conv2d-fp32","pushedAt":"2024-05-28T23:56:33.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"Revert \"[SME][TOPI] Add conv2d NHWC SME fp32 schedule (#17003)\"\n\nThis reverts commit cab54e0dee82f84d94cd65f8fe0432ee1c2f2e22.","shortMessageHtmlLink":"Revert \"[SME][TOPI] Add conv2d NHWC SME fp32 schedule (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2299843317\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17003\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17003/hovercard\" href=\"https://github.com/apache/tvm/pull/17003\">#17003</a>)\""}},{"before":"d4b096f905ad32be448c3a188ecf93a14c5734d5","after":"b2c61162f006504b192493e9ceeac9b89a87da65","ref":"refs/heads/main","pushedAt":"2024-05-28T23:52:01.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[Relax][Bugfix] Bind symbolic variables in R.match_cast (#17034)\n\nPrior to this commit, variable replacement by `BindSymbolicVars` would\r\nfail to replace variables that occur within a `relax::MatchCast` node.\r\nThis pattern is rare, because the `bind_symbolic_vars` method can only\r\nreplace variables that are exposed as part of the function signature,\r\nand most uses of `relax::MatchCast` act as a definition for symbolic\r\nvariables that are not exposed through the function signature.  This\r\npattern is well-formed, though, since the `relax::MatchCast` node can\r\nalso act as a user of previously-defined symbolic variables.\r\n\r\nThe root cause for this bug was in the `ExprMutator` visitor for\r\n`relax::MatchCast`, which did not visit the struct info field.  As a\r\nresult, the virtual `ExprMutator::VisitPrimExpr` function was not\r\ncalled for expressions that occur within the `StructInfo` of a\r\n`relax::MatchCast`.  This commit updates `ExprMutator` to resolve this\r\nbug, and applies an analogous fix for `ExprVisitor`.\r\n\r\nCo-authored-by: Chris Sullivan <csullivan@octoml.ai>","shortMessageHtmlLink":"[Relax][Bugfix] Bind symbolic variables in R.match_cast (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2321086253\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17034\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17034/hovercard\" href=\"https://github.com/apache/tvm/pull/17034\">#17034</a>)"}},{"before":"cab54e0dee82f84d94cd65f8fe0432ee1c2f2e22","after":"d4b096f905ad32be448c3a188ecf93a14c5734d5","ref":"refs/heads/main","pushedAt":"2024-05-28T17:35:06.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[Web] Fix string to uint8 array for special characters (#17031)","shortMessageHtmlLink":"[Web] Fix string to uint8 array for special characters (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2320822174\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17031\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17031/hovercard\" href=\"https://github.com/apache/tvm/pull/17031\">#17031</a>)"}},{"before":"430e02fdcd2516ff4084e4d3c545fc7faa38893a","after":"cab54e0dee82f84d94cd65f8fe0432ee1c2f2e22","ref":"refs/heads/main","pushedAt":"2024-05-28T16:30:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ekalda","name":"Elen Kalda","path":"/ekalda","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15799086?s=80&v=4"},"commit":{"message":"[SME][TOPI] Add conv2d NHWC SME fp32 schedule (#17003)\n\nThis commit adds a scalable `arm_cpu` conv2d NHWC schedule for fp32 which generates SME instructions by using the tensor intrinsics introduced in #16921.\r\n\r\nAlongside the SME schedule, the logic of the TE schedule `schedule_conv2d_gemm_native()` for both non-scalable and scalable vector implementations has also been translated into the new TIR schedule. This means that the TE compute definition `compute_conv2d_NHWC_hybrid()` is now compatible with both the original TE schedules (e.g. `schedule_conv2d_NHWC_hybrid()`) and the newly introduced TIR schedule `schedule_conv2d_NHWC_hybrid_TIR()`. The corresponding TOPI test has been extended to reflect that.","shortMessageHtmlLink":"[SME][TOPI] Add conv2d NHWC SME fp32 schedule (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2299843317\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17003\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17003/hovercard\" href=\"https://github.com/apache/tvm/pull/17003\">#17003</a>)"}},{"before":"20d8c537316758ba13017f2c7dc9e5de77ecf069","after":"430e02fdcd2516ff4084e4d3c545fc7faa38893a","ref":"refs/heads/main","pushedAt":"2024-05-28T14:54:50.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ekalda","name":"Elen Kalda","path":"/ekalda","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15799086?s=80&v=4"},"commit":{"message":"[SME] Add scalable fp16->fp32 dense schedule (#16981)\n\nThis commit extends the functionality of the SME dense and matmul\r\nschedules to support operations with fp16 inputs and an fp32 output,\r\nwhere `transpose_a=False` and `transpose_b=True`.\r\n\r\nFor convenience, it also adds a utility called `get_vscale_factor`\r\nwhich created the correct multiplier for `vscale` given a data type,\r\nreflecting ideas from an early design of the\r\n[SVE](https://github.com/apache/tvm-rfcs/pull/104) RFC.","shortMessageHtmlLink":"[SME] Add scalable fp16-&gt;fp32 dense schedule (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2286315704\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/16981\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/16981/hovercard\" href=\"https://github.com/apache/tvm/pull/16981\">#16981</a>)"}},{"before":"b598f28a1cecabf95a1986dcc55a864c8c9ab743","after":"20d8c537316758ba13017f2c7dc9e5de77ecf069","ref":"refs/heads/main","pushedAt":"2024-05-28T10:15:30.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"leandron","name":"Leandro Nunes","path":"/leandron","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/437416?s=80&v=4"},"commit":{"message":"[SVE] Add support for representing and creating buffer-level predicates (#16966)\n\n* [SVE] Add support for representing and creating buffer-level predicates\r\n\r\nRepresentation\r\n--------------\r\nThis commit extends `BufferLoad` and `BufferStore` to accept a predicate\r\nmask argument indicating which lanes in a vectorized buffer load/store\r\nshould be read/written.\r\n\r\nAs a simple example, we can load all lanes:\r\n```\r\ntir.BufferLoad(buf, [tir.Ramp(0, 1, 8)], predicate=tir.Broadcast(1, 8))\r\n```\r\n\r\nOr disable loading all lanes:\r\n```\r\ntir.BufferLoad(buf, [tir.Ramp(0, 1, 8)], predicate=tir.Broadcast(0, 8))\r\n```\r\n\r\nIn TVMScript, buffer loads and stores are currently displayed using a\r\n\"short-hand\" notation e.g. `A[0:4]`, but there was no clear path for\r\nextending this notation to support predicates. Therefore, a \"long-hand\"\r\nnotation is introduced e.g. `A.load([T.Ramp(0, 1, 4)], predicate=...)`.\r\nThe TVMScript printer falls back to the long-hand notation whenever\r\npredicates are specified.\r\n\r\nCreation\r\n--------\r\nBuffer-level predication becomes more motivating when combined with the\r\n`tir.get_active_lane_mask` intrinsic. It can be used to mask off lanes\r\nwhen the vectorized axis is not divisible by the vector length. A\r\ndetailed example and rationale can be found in the\r\n[RFC](https://github.com/apache/tvm-rfcs/blob/main/rfcs/0104-scalable-vectors-in-tir.md#predication).\r\n\r\nPredicated buffer load/stores are created in the `VectorizeLoop` pass\r\nvia `TryPredicateBufferAccesses`. This pass aims to convert block-level\r\npredicates e.g.\r\n```\r\nfor i_0 in T.serial(4):\r\n    for i_1 in T.vectorized(4):\r\n        if i_0 * 4 + i_1 < 14:\r\n            B[i_0 * 4 + i_1] = A[i_0 * 4 + i_1] + 1.0\r\n```\r\nto buffer-level predicates, e.g.\r\n```\r\nfor i_0 in T.serial(4):\r\n    predicate = T.get_active_lane_mask(\"int1x4\", i_0 * 4, 14)\r\n    A_load = T.meta_var(A.load([T.Ramp(i_0 * 4, 1, 4)], predicate=predicate))\r\n    B.store(A_load, [T.Ramp(i_0 * 4, 1, 4)], predicate=predicate)\r\n```\r\nIt takes a conservative approach for now, focussing only on expressions\r\nproduced by the split scheduling primitive, but more complex expressions\r\ncould be supported in the future.\r\n\r\n`TryPredicateBufferAccesses` can be explicitly enabled/disabled with the\r\n`tir.enable_buffer_level_predication` pass context option. By default it\r\nwill be disabled, unless the target supports SVE, in which case it will\r\nbe enabled by default.\r\n\r\nCo-authored-by: Elen Kalda <elen.kalda@arm.com>\r\nCo-authored-by: Neil Hickey <neil.hickey@arm.com>\r\n\r\nChange-Id: Idde259a7d7e4536f00ed3a1dafedd0a5d24a1593\r\n\r\n* Fix lint and correct test config option name\r\n\r\nChange-Id: I864475c3d03e9b426ce5ef987989216d57f3e019\r\n\r\n* Address review comments\r\n\r\nThis includes:\r\n* Taking into account possibility of target being overridden in\r\n  the vectorize pass.\r\n* Predicate PrimExpr -> Optional<PrimExpr>\r\n* Checking that predicate is not used for any target that doesn't\r\n  support it.\r\n* Use vload/vstore API as opposed to load/store\r\n* int1 mask -> uint1 mask for boolean representation. This is converted\r\n  to int1 in the LLVM backend.\r\n\r\nChange-Id: I4da0705352e321f6be6333a5bb777caa6a6ca9ef\r\n\r\n* Fix lint\r\n\r\nChange-Id: Idd3f3593fe524f3444487c520d947dfd53386db0\r\n\r\n* Fix some failing tests\r\n\r\n* vload/vstore updates that were missed previously\r\n* int1 -> bool updates\r\n* fix gpu target tests\r\n\r\nFixes a test and updates comments referencing old load/store api\r\n\r\nChange-Id: I26a0c480d2dedee442ca0116909a7751d1dfa9ac\r\n\r\n* Address comments\r\n\r\n- Correct doc strings\r\n- Correct typo in error message\r\n- Add some additional checks for BufferLoad\r\n\r\nChange-Id: Ie25563d569c0ed729ac915a6ba3a724a9e191014\r\n\r\n* Account for buffer lanes in predicate lane check\r\n\r\nChange-Id: I821210665e36c26bfa37fc9ed380b5d03c9e816e","shortMessageHtmlLink":"[SVE] Add support for representing and creating buffer-level predicat…"}},{"before":"27a3b90105c27135924a357fb72c4d6bfa5e33d7","after":"b598f28a1cecabf95a1986dcc55a864c8c9ab743","ref":"refs/heads/nightly","pushedAt":"2024-05-28T05:02:41.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[Contrib] Implement NDArray cache update (#17029)","shortMessageHtmlLink":"[Contrib] Implement NDArray cache update (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2317945642\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17029\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17029/hovercard\" href=\"https://github.com/apache/tvm/pull/17029\">#17029</a>)"}},{"before":"7359313b40dd1927cd27e2c60539575ae08a4dc5","after":"b598f28a1cecabf95a1986dcc55a864c8c9ab743","ref":"refs/heads/main","pushedAt":"2024-05-27T13:25:15.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[Contrib] Implement NDArray cache update (#17029)","shortMessageHtmlLink":"[Contrib] Implement NDArray cache update (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2317945642\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17029\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17029/hovercard\" href=\"https://github.com/apache/tvm/pull/17029\">#17029</a>)"}},{"before":"27a3b90105c27135924a357fb72c4d6bfa5e33d7","after":"7359313b40dd1927cd27e2c60539575ae08a4dc5","ref":"refs/heads/main","pushedAt":"2024-05-27T13:25:06.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[TIR] Fix Shuffle rewrite (#17030)\n\nThis PR fixes the shuffle rewrite pass to handle the case where the\r\nvector lanes are larger than the data type of the input vector.","shortMessageHtmlLink":"[TIR] Fix Shuffle rewrite (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2318215925\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17030\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17030/hovercard\" href=\"https://github.com/apache/tvm/pull/17030\">#17030</a>)"}},{"before":"4f1e2df4099e65618af54f7608bedb1731a1f1de","after":"27a3b90105c27135924a357fb72c4d6bfa5e33d7","ref":"refs/heads/nightly","pushedAt":"2024-05-27T05:02:35.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[Web] Add dtype and offset for CreateView in runtime (#17028)","shortMessageHtmlLink":"[Web] Add dtype and offset for CreateView in runtime (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2317354444\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17028\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17028/hovercard\" href=\"https://github.com/apache/tvm/pull/17028\">#17028</a>)"}},{"before":"4f1e2df4099e65618af54f7608bedb1731a1f1de","after":"27a3b90105c27135924a357fb72c4d6bfa5e33d7","ref":"refs/heads/main","pushedAt":"2024-05-26T18:57:00.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[Web] Add dtype and offset for CreateView in runtime (#17028)","shortMessageHtmlLink":"[Web] Add dtype and offset for CreateView in runtime (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2317354444\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17028\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17028/hovercard\" href=\"https://github.com/apache/tvm/pull/17028\">#17028</a>)"}},{"before":"7f7762d53a2cf073e55e88e3cb7550a6a60cba3d","after":"4f1e2df4099e65618af54f7608bedb1731a1f1de","ref":"refs/heads/nightly","pushedAt":"2024-05-26T05:02:36.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[picojson] Let objects be ordered when serializing (#17027)\n\nThis PR changes the serialization logic of objects to follow the insertion\r\norder of elements to keep the output consistent across different platforms.","shortMessageHtmlLink":"[picojson] Let objects be ordered when serializing (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2317167927\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17027\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17027/hovercard\" href=\"https://github.com/apache/tvm/pull/17027\">#17027</a>)"}},{"before":"f498cef9306d38c3e6ee0ad3de8ea30cf01d1936","after":"4f1e2df4099e65618af54f7608bedb1731a1f1de","ref":"refs/heads/main","pushedAt":"2024-05-26T00:53:10.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[picojson] Let objects be ordered when serializing (#17027)\n\nThis PR changes the serialization logic of objects to follow the insertion\r\norder of elements to keep the output consistent across different platforms.","shortMessageHtmlLink":"[picojson] Let objects be ordered when serializing (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2317167927\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17027\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17027/hovercard\" href=\"https://github.com/apache/tvm/pull/17027\">#17027</a>)"}},{"before":"7f7762d53a2cf073e55e88e3cb7550a6a60cba3d","after":"f498cef9306d38c3e6ee0ad3de8ea30cf01d1936","ref":"refs/heads/main","pushedAt":"2024-05-25T12:05:30.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[WebGPU] Update error messages to be more user-friendly (#17021)","shortMessageHtmlLink":"[WebGPU] Update error messages to be more user-friendly (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2311667881\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17021\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17021/hovercard\" href=\"https://github.com/apache/tvm/pull/17021\">#17021</a>)"}},{"before":"b1951a78110f991d31c8d2533184876cc6a4c975","after":"7f7762d53a2cf073e55e88e3cb7550a6a60cba3d","ref":"refs/heads/nightly","pushedAt":"2024-05-25T05:02:41.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[DLight] Perf improvement for low_batch_gemv on Metal (#17026)\n\nThis PR improves the performance of low_batch_gemv on Metal by changing\r\nschedule config. The performance improvement is around 2x when bucket\r\nlarger than 2.","shortMessageHtmlLink":"[DLight] Perf improvement for low_batch_gemv on Metal (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2314457897\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17026\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17026/hovercard\" href=\"https://github.com/apache/tvm/pull/17026\">#17026</a>)"}},{"before":"cf2753eafd03cecbb6de2b500d5e049c62c54958","after":"7f7762d53a2cf073e55e88e3cb7550a6a60cba3d","ref":"refs/heads/main","pushedAt":"2024-05-24T14:37:41.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[DLight] Perf improvement for low_batch_gemv on Metal (#17026)\n\nThis PR improves the performance of low_batch_gemv on Metal by changing\r\nschedule config. The performance improvement is around 2x when bucket\r\nlarger than 2.","shortMessageHtmlLink":"[DLight] Perf improvement for low_batch_gemv on Metal (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2314457897\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17026\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17026/hovercard\" href=\"https://github.com/apache/tvm/pull/17026\">#17026</a>)"}},{"before":"604fbbdf0e6f5c101c692fbcb5b69b610e6d624c","after":"cf2753eafd03cecbb6de2b500d5e049c62c54958","ref":"refs/heads/main","pushedAt":"2024-05-24T10:55:14.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":" [Relax][UnitTest] Validate IRModule with multiple targets (#16960)\n\n[Relax][UnitTest] Validate IRModule with multiple targets\n\nThis commit adds a unit test to verify that a single `IRModule` can\ncontain functions that will be used on multiple distinct targets.\nPreviously, this test case caused errors when running the\n`LegalizeOps` and `ApplyDefaultSchedule` transforms.","shortMessageHtmlLink":" [Relax][UnitTest] Validate IRModule with multiple targets (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2272228730\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/16960\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/16960/hovercard\" href=\"https://github.com/apache/tvm/pull/16960\">#16960</a>)"}},{"before":"7463b37b88b488bf1cf8696632765c51760fe3be","after":"604fbbdf0e6f5c101c692fbcb5b69b610e6d624c","ref":"refs/heads/main","pushedAt":"2024-05-24T10:52:03.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"Support multinomial_from_uniform dispatch (#17010)","shortMessageHtmlLink":"Support multinomial_from_uniform dispatch (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2305115912\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17010\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17010/hovercard\" href=\"https://github.com/apache/tvm/pull/17010\">#17010</a>)"}},{"before":"b1951a78110f991d31c8d2533184876cc6a4c975","after":"7463b37b88b488bf1cf8696632765c51760fe3be","ref":"refs/heads/main","pushedAt":"2024-05-24T10:51:27.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[Metal] Support metal device profiling (#17025)\n\nEnable native metal device profiling through API `sampleTimestamps`","shortMessageHtmlLink":"[Metal] Support metal device profiling (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2314286688\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17025\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17025/hovercard\" href=\"https://github.com/apache/tvm/pull/17025\">#17025</a>)"}},{"before":"e978a449f9128a0099687bef2a11ba88a5cc0ab4","after":"b1951a78110f991d31c8d2533184876cc6a4c975","ref":"refs/heads/nightly","pushedAt":"2024-05-24T05:02:41.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[USMP] add missing const specifier for global_const_workspace (#16999)\n\nThe `.rodata*` section of any program should not be writable.\r\n\r\nThe missing `const` specifier in `static struct global_const_workspace {...}` leads\r\nto the following `readelf -e` output (shortened):\r\n\r\n```\r\nSection Headers:\r\n  [Nr] Name              Type            Addr     Off    Size   ES Flg Lk Inf Al\r\n  [ 0]                   NULL            00000000 000000 000000 00      0   0  0\r\n  [ 1] .text             PROGBITS        00000000 001000 009fbe 00  AX  0   0 16\r\n  [ 2] .rodata           PROGBITS        00009fc0 00afc0 000e50 00  WA  0   0 16\r\n  [ 3] .srodata          PROGBITS        0000ae10 00be10 000068 08  AM  0   0  8\r\n  ...\r\n```\r\n\r\nAfter this fix, the output looks as follows (`AW` -> `A`):\r\n\r\n```\r\nSection Headers:\r\n  [Nr] Name              Type            Addr     Off    Size   ES Flg Lk Inf Al\r\n  [ 0]                   NULL            00000000 000000 000000 00      0   0  0\r\n  [ 1] .text             PROGBITS        00000000 001000 00a1be 00  AX  0   0 16\r\n  [ 2] .rodata           PROGBITS        0000a1c0 00b1c0 000e50 00   A  0   0 16\r\n  [ 3] .srodata          PROGBITS        0000b010 00c010 000070 00   A  0   0  8\r\n```","shortMessageHtmlLink":"[USMP] add missing const specifier for global_const_workspace (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2297814064\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/16999\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/16999/hovercard\" href=\"https://github.com/apache/tvm/pull/16999\">#16999</a>)"}},{"before":"63697b59be9c260b698864347a1063ab856d43e9","after":"41a13e7f5f78becd855b6aefd4739160cb166099","ref":"refs/heads/ci-docker-staging","pushedAt":"2024-05-23T23:27:09.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"Update","shortMessageHtmlLink":"Update"}},{"before":null,"after":"41a13e7f5f78becd855b6aefd4739160cb166099","ref":"refs/heads/cmake-debug","pushedAt":"2024-05-23T23:24:56.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"Update","shortMessageHtmlLink":"Update"}},{"before":"e978a449f9128a0099687bef2a11ba88a5cc0ab4","after":"b1951a78110f991d31c8d2533184876cc6a4c975","ref":"refs/heads/main","pushedAt":"2024-05-23T16:04:42.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Lunderberg","name":"Eric Lunderberg","path":"/Lunderberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3888575?s=80&v=4"},"commit":{"message":"[USMP] add missing const specifier for global_const_workspace (#16999)\n\nThe `.rodata*` section of any program should not be writable.\r\n\r\nThe missing `const` specifier in `static struct global_const_workspace {...}` leads\r\nto the following `readelf -e` output (shortened):\r\n\r\n```\r\nSection Headers:\r\n  [Nr] Name              Type            Addr     Off    Size   ES Flg Lk Inf Al\r\n  [ 0]                   NULL            00000000 000000 000000 00      0   0  0\r\n  [ 1] .text             PROGBITS        00000000 001000 009fbe 00  AX  0   0 16\r\n  [ 2] .rodata           PROGBITS        00009fc0 00afc0 000e50 00  WA  0   0 16\r\n  [ 3] .srodata          PROGBITS        0000ae10 00be10 000068 08  AM  0   0  8\r\n  ...\r\n```\r\n\r\nAfter this fix, the output looks as follows (`AW` -> `A`):\r\n\r\n```\r\nSection Headers:\r\n  [Nr] Name              Type            Addr     Off    Size   ES Flg Lk Inf Al\r\n  [ 0]                   NULL            00000000 000000 000000 00      0   0  0\r\n  [ 1] .text             PROGBITS        00000000 001000 00a1be 00  AX  0   0 16\r\n  [ 2] .rodata           PROGBITS        0000a1c0 00b1c0 000e50 00   A  0   0 16\r\n  [ 3] .srodata          PROGBITS        0000b010 00c010 000070 00   A  0   0  8\r\n```","shortMessageHtmlLink":"[USMP] add missing const specifier for global_const_workspace (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2297814064\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/16999\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/16999/hovercard\" href=\"https://github.com/apache/tvm/pull/16999\">#16999</a>)"}},{"before":"a5862a5c696a3237f644f31bc312aae303213f3f","after":"e978a449f9128a0099687bef2a11ba88a5cc0ab4","ref":"refs/heads/nightly","pushedAt":"2024-05-23T05:03:27.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[COMMUNITY] New committer: Balint Cristian (#17018)\n\nAdd @cbalint13 as Committer,","shortMessageHtmlLink":"[COMMUNITY] New committer: Balint Cristian (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2309844576\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17018\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17018/hovercard\" href=\"https://github.com/apache/tvm/pull/17018\">#17018</a>)"}},{"before":"ac9a943c4dd45cb98c5801631450fd9bb44e7804","after":"e978a449f9128a0099687bef2a11ba88a5cc0ab4","ref":"refs/heads/main","pushedAt":"2024-05-22T10:57:27.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Hzfengsy","name":"Siyuan Feng","path":"/Hzfengsy","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/25500082?s=80&v=4"},"commit":{"message":"[COMMUNITY] New committer: Balint Cristian (#17018)\n\nAdd @cbalint13 as Committer,","shortMessageHtmlLink":"[COMMUNITY] New committer: Balint Cristian (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2309844576\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17018\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17018/hovercard\" href=\"https://github.com/apache/tvm/pull/17018\">#17018</a>)"}},{"before":"a5862a5c696a3237f644f31bc312aae303213f3f","after":"ac9a943c4dd45cb98c5801631450fd9bb44e7804","ref":"refs/heads/main","pushedAt":"2024-05-22T10:01:02.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ekalda","name":"Elen Kalda","path":"/ekalda","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15799086?s=80&v=4"},"commit":{"message":"[TOPI][Testing] Enable conv2d NHWC fp16 topi testing for `arm_cpu` (#17007)\n\nThis commit adds fp16 test cases to the conv2d NHWC TOPI schedules for `arm_cpu`.\r\nFollowing the example of #8529, the numpy reference conv2d output is computed in fp32 instead of fp16, while the absolute tolerance varies for each test case according to the size of the summed axis and the output's largest element.","shortMessageHtmlLink":"[TOPI][Testing] Enable conv2d NHWC fp16 topi testing for <code>arm_cpu</code> (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2302697445\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17007\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17007/hovercard\" href=\"https://github.com/apache/tvm/pull/17007\">#…</a>"}},{"before":"18a2a250f8c7f16f5f5be6753861ba5db8fb89fa","after":"a5862a5c696a3237f644f31bc312aae303213f3f","ref":"refs/heads/nightly","pushedAt":"2024-05-22T05:02:43.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[SVE] Use only powers of two as possible vscale values (#17001)\n\nWhen analyzing scalable expressions, the analyzer will iterate over a\r\nseries of known vscale values in the range 1-16. However, we can\r\ntighten this range to only values that are a power of two, as stated\r\nin the [LLVM lang ref](https://llvm.org/docs/LangRef.html#llvm-vscale-intrinsic:~:text=This%20function%20attribute%20indicates%20vscale%20is%20a%20power%2Dof%2Dtwo%20within%20a%20specified%20range)\r\nand more generally the [reference manual](https://developer.arm.com/documentation/ddi0487/latest/).\r\n\r\nThis comes from a discussion in https://github.com/apache/tvm/pull/16921#discussion_r1600048788","shortMessageHtmlLink":"[SVE] Use only powers of two as possible vscale values (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2298227886\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17001\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17001/hovercard\" href=\"https://github.com/apache/tvm/pull/17001\">#17001</a>)"}},{"before":"2e56421dda32755a0b9c41cd1515ec4f8e4d598e","after":"a5862a5c696a3237f644f31bc312aae303213f3f","ref":"refs/heads/main","pushedAt":"2024-05-21T15:14:21.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ekalda","name":"Elen Kalda","path":"/ekalda","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15799086?s=80&v=4"},"commit":{"message":"[SVE] Use only powers of two as possible vscale values (#17001)\n\nWhen analyzing scalable expressions, the analyzer will iterate over a\r\nseries of known vscale values in the range 1-16. However, we can\r\ntighten this range to only values that are a power of two, as stated\r\nin the [LLVM lang ref](https://llvm.org/docs/LangRef.html#llvm-vscale-intrinsic:~:text=This%20function%20attribute%20indicates%20vscale%20is%20a%20power%2Dof%2Dtwo%20within%20a%20specified%20range)\r\nand more generally the [reference manual](https://developer.arm.com/documentation/ddi0487/latest/).\r\n\r\nThis comes from a discussion in https://github.com/apache/tvm/pull/16921#discussion_r1600048788","shortMessageHtmlLink":"[SVE] Use only powers of two as possible vscale values (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2298227886\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17001\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17001/hovercard\" href=\"https://github.com/apache/tvm/pull/17001\">#17001</a>)"}},{"before":"3b976585c725fbf607f9e5fafd464ddcb3edc8dd","after":"2e56421dda32755a0b9c41cd1515ec4f8e4d598e","ref":"refs/heads/main","pushedAt":"2024-05-21T14:59:36.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"tqchen","name":"Tianqi Chen","path":"/tqchen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2577440?s=80&v=4"},"commit":{"message":"[DLight] Update Adreno GEMV Rules (#17016)\n\nWhen reduction axis is small, it's not necessary to use rfactor. This\r\nPR updates the gemv rule to use rfactor only when the reduction axis is\r\nlarge enough.","shortMessageHtmlLink":"[DLight] Update Adreno GEMV Rules (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2307705255\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/17016\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/17016/hovercard\" href=\"https://github.com/apache/tvm/pull/17016\">#17016</a>)"}},{"before":"209971a62edf4a6ea6c628ef8399e45e926e727c","after":"3b976585c725fbf607f9e5fafd464ddcb3edc8dd","ref":"refs/heads/main","pushedAt":"2024-05-21T08:55:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"Hzfengsy","name":"Siyuan Feng","path":"/Hzfengsy","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/25500082?s=80&v=4"},"commit":{"message":"[DLIGHT][GPU] Enhance opencl thread limit for schedules (#16972)\n\n* [DLIGHT][GPU] Enhance opencl thread limit for schedules\r\n\r\nEnhanced the opencl thread limit and improved the gpu schedules\r\nfor opencl targets.\r\nIt improves decode performance 20 % for few set of models.\r\n\r\n* Update the build test\r\n\r\n* reverted opencl max_thread enhancement\r\n\r\n* Fix in opencl thread assign","shortMessageHtmlLink":"[DLIGHT][GPU] Enhance opencl thread limit for schedules (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2282506865\" data-permission-text=\"Title is private\" data-url=\"https://github.com/apache/tvm/issues/16972\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/apache/tvm/pull/16972/hovercard\" href=\"https://github.com/apache/tvm/pull/16972\">#16972</a>)"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEVmEGYwA","startCursor":null,"endCursor":null}},"title":"Activity · apache/tvm"}