Skip to content

Latest commit

 

History

History
28 lines (18 loc) · 610 Bytes

README.md

File metadata and controls

28 lines (18 loc) · 610 Bytes

Simple Floating Point Unit

A Floating-Point Arithmetic Unit implemented in SystemVerilog

Arithmetic Unit Diagrams

Multiplication

Image

Division

Image

Addition/Subtraction

Image

The Sign Unit implements the following logic:
Image

Top Level Control Flow

Multiplication

Image

Division

Image

Addition/Subtraction

Image