-
Notifications
You must be signed in to change notification settings - Fork 314
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
AltiVec/PowerPC (OpenPOWER ISA 3.0B or greater) Acceleration Support #195
Comments
justinlynn
changed the title
Altivec/PowerPC Support
NNPACK AltiVec/PowerPC (OpenPOWER ISA 3.0B or greater) Acceleration Support
Dec 7, 2020
justinlynn
changed the title
NNPACK AltiVec/PowerPC (OpenPOWER ISA 3.0B or greater) Acceleration Support
AltiVec/PowerPC (OpenPOWER ISA 3.0B or greater) Acceleration Support
Dec 7, 2020
Also, I can provide ongoing test/development/continuous integration resources for NNPACK on several Raptor Computing Systems Talos II (IBM POWER9-based) systems I own and operate. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Some of the TOP50 Supercomputers run OpenPOWER ISA Compatible CPUs (POWER9, etc) - Summit, et. al. Given that and my personal desire to run inference and training on my own OpenPOWER-based systems, it would be extremely useful to support using these massively multi-threaded CPUs (POWER9 has 24 cores w/ 4 threads per core, for example) with extremely high memory bandwidths (200 GB/s+ per socket) with NNPACK. In order to support this, Altivec compatible implementations of NNPACK algorithms would need to be added. A first step might be to implement the Intel-compatible intrinsic shims for SSE intrinsic primitives. I would be interested in doing this and then proceeding to full implementation - would you be willing to entertain accepting such additions into the project (assuming ppc support is also provided for the cpuinfo library per pytorch/cpuinfo#2 )?
The text was updated successfully, but these errors were encountered: