Skip to content
This repository has been archived by the owner on Mar 28, 2024. It is now read-only.

Latest commit

 

History

History
30 lines (25 loc) · 660 Bytes

CHANGELOG.md

File metadata and controls

30 lines (25 loc) · 660 Bytes

0.7.0

  • New project structure
  • Supported boards: TinyFPGA-B2, Blackice
  • Use apio-linter-verilog package
  • Check apio version

0.5.0

  • Menu examples:
    • added constraint files (PCF) for all the boards
      • Added project templates in Examples
  • New project: automatically added template files for the selected board
  • Board pinouts added as menu options

0.4.0

  • Menu with initial examples

0.3.0

  • Create a new project with board selection
  • Supported boards: icezum, icestik, bo-board
  • Code refactored

0.2.0

  • Upload button
  • Clean button
  • Simulation button
  • Time analysis button

0.1.0 - First Release

  • Project template
  • Build button